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Abstract- This paper describes the VLSI design, layout, and
testing of a Hybrid-SEED smart pixel array for a four-stage
intelligent optical backplane. The Hybrid-SEED techinology uses
CMOS silicon circuitry with GaAs-AIGaAs multiple-quantumwell modulators and detectors. The chip has been designed
based on the Hyperplane architecture and is composed of four
smart pixels which act as a logical 4-bit parallel optical channel.
It has the ability to recognize a 4-bit address header, inject
electrical data onto the backplane, retransmit optical data, and
extract optical data from the backplane. In addition, the smart
pixel array can accommodate for optical inversions and bit
permutations by appropriate selections of multiplexers. Initial
data pertaining to the electrical performance of the chip will be
provided and a complete logical description will be given.

I. INTRODUCTION

A

N intelligent optical backplane may provide the hardware
resources that connection intensive digital systems will
require in their ever increasing requirement for bandwidth
[ 11. By using the two-dimensional imaging properties of freespace optics and the extremely high bandwidth of micron-sized
optoelectronic devices, the intelligent optical backplane may
far surpass the maximum data throughput of present and future electronic backplanes. Switching systems and distributed
processing systems could then be designed to support the ever
increasing aggregate bit rates generated by conventional and
future silicon processors [2].
The electronics associated with any connection intensive
system can at present produce enormous amounts of data,
from 1-10 Gb/s per printed circuit board (PCB) [ 3 ] .Examples
of such systems are video signal processing systems, vision
analysis systems, and real-time vector space analysis such
Manuscript received March 15, 1996; revised July 10, 1996. This work was
supported by a Grant from the Canadian Institutc for Telecommunications
Research under the NCE program of Canada, the Nortcl/NSERC Chair in
Photonic Systems. The work of D. V. Plant was supported by NSERC
(#OGP0155159) and FCAR (#NC-1415). The work of T. H. Szymanski was
supported by NSERC (#OGP0121601).
D. R. Rolston, D. V. Plant, T. H. Szymanski, W. S. Hsiao, M. H. Ayliffe, D.
Kabal, and M. B. Venditti are with the Department of' Electrical Engineering,
McGill University, Montreal, PQ H3A 2A7 Canada.
H. S. Hinton is with the Department of Electrical and Computer Engineering, University of Colorado at Boulder, Boulder, CO 80309 USA.
P. Desai was with the Department of Electrical Engineering, McGill University, Montreal PQ H3A 2A7 Canada. He is now with Lucent 'Technologies,
Whippany, NJ 07981 USA.
A. V. Krishnamoorthy, K. W. Goossen, J. A. Walker, B. Tseng, S. P.
Hui, J. E. Cunningham, and W. Y. Jan are with the Bell LaboratoriedLucent
Technologies, Holmdel, NJ 07733 USA.
Publisher Item Identifier S 1077-260X(96)07975-0.

as weather prediction models. The bottleneck for most of
these types of systems is essentially the accessibility of the
resources in the computer system. This is primarily due to
the bandwidth and physical limitations of electrical connectors
from PCB's. For most multiple PCB architectures, some type
of shared resource, such as a bus structure or a sorfing node,
must be used to move data. With the introduction of a second
dimension to connectivity, the former bus structure (with
nominally 32 data lines in an electrical backplane) could be
extended to a 32 x 32 array (1024) set of dala lines within the
same physical space and could be driven at rates comparable
with the bandwidth of submicron silicon transistors [4]-[7].
The smart pixel array (SPA) is one method with which to
interface the electronic processing capability of silicon with the
interconnection capability of free-space-optics [7]. This could
be done without requiring a significant change in presentday electronics since the interface to the optical layer would
also consist of high-speed silicon chips. The physical layer
of the intelligent optical backplane could remain completely
transparent to the data processing elements (memory and
CPU) where the SPA would simply provide many more
interconnection paths for these elements by using the surface
area of the chip. Fig. 1 shows conceptually how processors
and memories could be interconnected via a dynamically
reconfigurable optical backplane.
This paper will describe the electronic design and testing
of a simplified SPA. It will begin by briefly describing the
interconnection architecture and then give a general overview
of the four-board interconnect for which this chip set has been
designed. The electrical and optical constraints placed on the
design of the chip are then discussed and the chip's logical
functionality is given. The electrical and optical testing is then
presented and preliminary data is given on the performance
of the SPA.
11.

SYSTEMDESCRIPTION

An intelligent optical backplane architecture called the
Hyperplane is being developed. The principles behind the
architecture are described in [5] and [7]. The functional
specifications for the architecture, smart pixel arrays, and
message processors are described in [8]. Before the VLSI
design of the smart pixel array was undeirtaken, the architecture team performed an extensive amount of design and
modeling of the architecture, the smart pixel array, and its

1077-260W96$05.00 0 1996 lEEE

Authorized licensed use limited to: Utah State University. Downloaded on June 14,2010 at 18:23:58 UTC from IEEE Xplore. Restrictions apply.

IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, VOL 2, NO 1, APRIL 1996

98

PCBs
with electronics

1

Receiver
board 2

Receiver
board 3

Sender
board 1

interface to
optical layer

-

-

-

-

-

_ -

-

r - - -

L

Receiver
board 4

-

-

-

-

-

-

-

-

2

Intelligent Optical Backplane Layer
PCBs
with electronics

Receiver
board 2
Sender
board 1

e to
layer

_ _
I
1
I
L

I

-

-

-

-

_

-

-

-

-

-

-

-

-

i

Intelligent Optical Backplane Layer
(b)

Fig. 1. Conceptual diagram of two interconnections in a reconfigurable
optical backplane: (a) broadcast interconnect and (b) mesh interconncct.

associated control electronic circuits at the digital logic gate
level [8]. Following accepted system design methodologies, all
components were completely specified in the VHDL hardware
description language, and all the components were extensively
simulated in VHDL to ensure that the demonstrator system
would function as intended. The VHDL descriptions were
annotated with the best data available for rise times, fall times,
logic gate switching delays, and optical propagation delays.
After the digital logic design was validated, a VLSI design
was undertaken. A more complete description of the digital
aspects of the smart pixel array and architecture i s found in
[71.
The philosophy of this architecture is to provide a
large quantity of interconnections among PCB’s for packet
switching networks and massively parallel processing systems.
Specifically, parallel electrical data in packet form is converted
into parallel optical data and placed onto specific channels in

the optical backplane. The optical data reaches its destination
(or destinations) and is then converted back into electrical
data. If the packets consist of an address header and data,
then a method for address recognition is desirable. An address
header can be recognized by a SPA and the subsequent data
in the packet can be routed out of the SPA and onto that PCB.
If the data is not meant for that PCB, the data is optically
retransmitted to the adjacent PCB. In this design, the packet
length was chosen to be 32 bits long (four address header bits
with 28 data bits). These packets would be sent in parallel
4-bit pieces along a single 4-bit optical channel. Using an
externally supplied header clock, the 4-bit address header
could be synchronized such that address comparison could
take place. By tailoring the address headers of the packets and
the addresses of the SPA’s with specific patterns, the optical
backplane could also be reconfigurable. This would allow
the interconnection to implement different interconnection
strategies dependent on the application using the backplane
or the loads on the network. These interconnects could be
versions of fully dilated crossbars, broadcast networks, 2-D
and 3-D meshes or other optimal interconnection schemes.
To avoid the latency associated with typical register-based
CPU designs and to maintain the fastest possible bit rates,
the logical implementation of the SPA must be simple. This
would also allow enormous flexibility to the end-users of this
technology because only a simple protocol would have to be
adhered to in order to use the backplane. Thus, the individual
smart pixels are relatively low in logical complexity, composed
of only a few multiplexers and address-header recognition
circuitry.
This paper analyzes the performance of the Hybrid-SEED
SPA and provides a brief overview of the system in which the
chip has been designed to operate [9]. A four-board intelligent
optical backplane demonstrator was designed to link four
SPA’s. Each array consisted of four optical channels where
a channel was composed of four smart pixels, or a 4 x 4 SPA.
In the smart pixel design described in this paper, only a subset
of this 4 x 4 SPA was fabricated. A single optical channel
consisting of four smart pixels was fabricated in a 2 x 2 pattern
in order to be compatible with the optical relay. Thus, the
optical relay could be used for both the single channel 2 x 2
SPA described here and for a 4 x 4 SPA which will be part
of the second iteration of the system.
The optical assembly, including the SPA’s, was designed
to be placed into a standard electrical backplane chassis. Four
external optical power supplies were required to provide arrays
of read-out beams to each SPA. A total of 32 read beams are
produced per optical power supply and are used to read-out
the state of the transmitter of each smart pixel. These read-out
beams pass from the transmitters of one stage to the receivers
of the next stage with each SPA interrupting the optical path
(Fig. 2). The complete system will form a unidirectional ring
of four channels. Each of the four SPA’s in the backplane
were identical and had to be designed with enough flexibility
such that they could be interchanged with any node in the
backplane. This is of great importance to system designers
since it is highly desirable to require only one chip set for all
the nodes in the backplane.
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Fig. 2. Conceptual diagram of a four-board modulator-bascd optical relay showing read-out beams and smart pixel logic

111. DESIGNCONSTRAINTS

The architecture of the SPA was heavily influenced by the
technology of the chip as well as the optical layout. The
electrical constraints on design will be covered here followed
by several of the optical constraints.
One of the first considerations of the layout was the restriction on the number of electrical bond pads of the chip.
The architecture had to allow for a relatively small number
of electrical bond pads to service the potentially enormous
number of optical smart pixels. In the initial designs, the entire
SPA was allowed to have access to and from the electrical
bond pads to ease testing, but in future designs, the entire
array would not be individually addressable. In a larger SPA,
the electrical data lines would have to use a priority scheme
to access the backplane. This is analogous to the way a bus
master in a typical electrical backplane functions. However, in
this case the control of the optical channels would be governed
by all the SPA’S within the backplane simultaneously.
A second design aspect which did not have to be considered
in the design was the clock distribution because the smart pixel
was composed of only combinational logic. In this system,
there was no need to distribute a clock in order to demonstrate
that data could be moved through the backplane. However, this
situation is not ideal, because the data is not synchronized as
it comes off the backplane. In a larger design, several methods
are being explored to distribute clocks to the PCB’s within the
backplane. These include optical fiber delivery using a pulsed
laser diode, or using a designated optical channel within the
SPA to broadcast a 50150 duty cycle square wave. Although
this design is unclocked, the architecture is exl.endible to
clocked systems also.
There were several constraints placed on the logical design
and physical layout of the SPA due to the optical interconnect
designed. The optical interconnect was designed with an image
inversion which occurred between adjacent stager, this was
done to ensure that the modulated signal beams from one stage
were relayed onto the receivers of the subsequent stage. The

First SPA

Sect-tftct SPA

II
D
(b)

Fig. 3. Conceptual drawing of image rotation: (a) oplical bit swapping and
(b) optical bit inversion.

array of read-oui beams from the transmitters was inverted
when it arrived at the receivers. This produced an effect
which was called optical bit swapping (Fig. 3), and led to a
packet header recognition scheme called 1-bot encoding (to be
discussed later). It allowed for a more general and very flexible
address recognition circuit to be built. The optical inversion
also required that a routing strategy capable of reordering the
electrical input and output bits be developed. This was required
so that the processing electronics on the PCB’s would not be
affected by this inversion.
A second logical effect of the interconnect was due to a
combination of the optical inversion inherent in the relay and
the dual-rail encoding scheme called optical bit inversion. If
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a smart pixel sent a logical 1 encoded as a high-low pair of
beams, the next smart pixel would receive the optical data
as a low-high pair of beams resulting in a logical 0 being
received. The optical relay thus acted not only to permute the
order of the bits, but also performed a logical inversion of the
bits between boards. To negate the effect of this inversion, a
multiplexer was incorporated into the receiver of each smart
pixel which could select between the received bit and the
complement of the received bit.

Iv. CONSTRUCTION OF THE SMART PIXEL ARRAY
The silicon chip was a 0.8-pm, three-metal layer, n-well
CMOS chip manufactured by Hewlett Packard through the
MOSIS foundry service. The chip was then post-processed by
Lucent Bell Labs with an array of 20-pm by 60-pm multiplequantum-well (MQW) modulators and photodetectors using
solder-bump-bond technology [ 101. Fig. 4(a) is a photograph
of the single-channel SPA in the 2 x 2 configuration. The
area outlined shows the position of the single-channel. The
inner and outer set of electrical bond pads along the left and
bottom of the chip are also shown, with no bond pads along
the top and right sides of the chip. This was done to provide
access to two independent designs. The outer set of bond
pads were specifically for the SPA discussed herein, and the
inner perimeter of bond pads were for a design done by the
University of Colorado at Boulder [ 111. At no time were the
inner and outer perimeters of bond pads used simultaneously.
Also, the chip as shown is one-quarter of a larger multiproject
chip which was diced after the MQW array had been solderbump bonded, which is why the array of MQW’s are only
present in the upper-right segment of the chip.
The chip used a three-metal layer process, the highest metal
layer (metal 3) was reserved for the MQW diode solder-bump
bond pads. Pairs of 20-pm by 20-pm metal 3 pads were
placed 20pm apart for the anode and cathode connections
of the MQW diode. The diodes were pitched at 62.5 pm in
the horizontal direction and 125 pm in the vertical direction,
to form an array of diodes with a 2:l ratio. The MQW and
solder-bump bond is shown in Fig. 5: it consisted of a 90period stack of AlGaAs and GaAs layers and was tuned for
a zero bias exciton peak (A,) at a wavelength of 843 nm. A
metal reflector was placed below the MQW stack and below
that, an ohmic “pt” contact was made. The other side was
the connection to the “n” contact using an AlGaAs layer. The
MQW diode was used for modulation and detection (0.5 A/w
at 850 nm). The characteristics of this device have been well
documented and used in several systems [ 121.
The optical interconnect which supported the SPA was
designed such that every second column was used. In Fig. 4(b),
the columns of receivers and transmitters are shown; the first
and fifth columns consist of receivers, the third and seventh
columns consist of transmitters. This led to a uniform 125-pm
pitch in both directions for all MQW diodes of the SPA.
The individual smart pixels were designed using four MQW
diodes, two for the optical input, and two for the optical output.
They function using a dual-rail optical encoding technique so
that logical data is encoded. Dual-rail encoding was chosen

optical

/ axis
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T

R

T

(b)
Fig. 4. (a) Photograph of the “ 2 x 2” single channel SPA and (b) close-up
of (a) showing receiver and transmitter columns.

Fig. 5.

Photograph and schematic of solder-bump bonded MQW’s.

in order avoid the possibility of level shifting of the absolute
optical power between stages. Level shifting can present a
serious electrical thresholding problem for receiver designs,
especially in these types of cascaded systems with relatively
weak signals.
All the MQW diodes were wired in a totem-pole arrangement to provide the dual-rail optical input and output. The
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diodes were biased using four separate supply voltages and
allowed for complete flexibility during the testing of the chip.
The four bias lines allowed the modulator contrasit ratios to
be tuned and receiver sensitivity to be maximized. The bias
lines consisted of a positive receiver bias, a negative receiver
bias, a positive transmitter bias, and a negative transmitter bias.
This also allowed for measurements of the photocurrent during
the alignment sequence and construction of the optical relay.
Prebiasing of the modulators and receivers was considered but
was not employed to allow for maximum flexibility in biasing
the MQW’s.
Each smart pixel consisted of several logical coimponents;
a dual-rail optical receiver, two 2-input multiplexers, several
inverters, an AND gate, an OR gate, and a dual-rail optical
transmitter (Fig. 6 ) .The following is a description of each subcomponents within the smart pixel and provides experimental
results where possible.
The receiver circuit was a transimpedance amplifier. It used
a dual-rail totem-pole MQW pair, a CMOS inverter-amplifier
(PMOS width = 12.5 pm and length = 1 pm; nMO3 width =
5 pm and length = 1 pm) with two nMOS transistors (width
= 2 p m and length = 1 pm) and one PMOS transistor (width
= 1.Spm and length = 1.5 pm) for the feedback path [I 31.
The receivers were biased using a 5-V power supply. The bias
voltages on the receiver MQW’s were set at nominally +8.3
V and -3.3 V. The difference in optical power on the totempole photodiodes caused current to be either pushed into or
pulled out of the receiver, thus causing a change of state in
the second inverter. The circuit was simulated with SPICE and
showed that a minimum differential optical switching energy
of about 20 fJ was attainable using a pair of 20-pm x 20pm MQW diodes and assuming a sheet capacitance of 0.1
fF/pm2. This refers to a differential current into and out of
the receiver node of 2 p A at a frequency of 100 MHz and
would be equivalent to 8 and 4 mW incident optical dual-rail
beams. This circuit, and variations of it’s basic design have
also been used in several experimental demonstratioins and has
shown that the performance is at least within the same order
of magnitude as the SPICE simulations indicate [14].

optical in

optical out
(b)

Fig. 7. Simplified diagram of the modes of operation of the smart pixel
(conceptual): (a) transparendextract state and (b) inject state.

The transmitter circuit was an oversized inverter (PMOS
width = 12.5 pm and length = 1 pm; nMOS width = 7.5 pm
and length = 1 pm) directly attached to a totem-pole MQW
modulator pair [115], and the bias voltages were set at nominally f8.3 and -3.3 V. The capacitance of each diode is on the
order of 70-75 fF,including all parasitics such as solder bump
[14]. The contrast ratio of the transmitter pair was measured
to be 2:1, and the absolute reflectivity was measured to be
approximately 30% and 15% dependent on the state.

v.

LOGICALDIESCRIPTION OF THE SMART PIXEL ARRAY

The first multiplexer allowed the smart pixel to receive
either the direct optical input or the complemented value which
was discussed earlier in regard to optical bii. inversions. The
second multiplexer in the smart pixel was used to select the
mode of operation. The two diagrams showin in Fig. 7 show
the inject and tranz;parent/extract modes of operation. Note that
the extract and tcansparent modes of operation are identical
except that the address recognition bit would be used in the
extraction mode.
The specific adldress recognition circuit designed for this
demonstrator was used for two reasons (Fig. 8). The first was
to compensate for the optical bit swapping and the second was
to allow for a moire generalized address recognition called 1hot encoding. In this way, a simplified address recognition
circuit could be made, the permutation of bits could be
permitted, and the ability to broadcast packets to multiple
boards was possible. If, for example, the address of board 1
was 0001, board 2! was 0010, board 3 was 0100, and board 4
was 1000, the address circuit would produce a high output if at
least one match was made. If board 1 sent the address packet
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0101, both board 2 and board 4 would interpret this as a match.
Also, since the address would never have more than a single
1 in a definable bit position, the address recognition could
be made to work regardless of the optical bit swapping. This
method of address comparison has a maximum of five gate
delays. This delay is important when longer packet addresses
are used, however, other schemes for address recognition are
described in [7].
In a fully operating system where address headers and data
packets are being used, many schemes could be used in order
to synchronize the data stream. However, in order to facilitate
the implementation of this chip, the task of incorporating a
set of clocks within the SPA design was avoided. External
circuitry shown in Fig. 9 could be implemented in order to
recognize an address header.
Several strategies were employed to limit the number of
electrical off-chip bond pads due to the relatively small chip
perimeter. Both the electrical input and output of the smart
pixels could not be routed to their own bond pads, there-

Fig. 11

I O Mbps

20 Mbps

5.. IO-, and 20-Mb/s square waves from a single smart pixel.

fore bidirectional CMOS bond pads were used to multiplex
the electrical input and output, where the direction of the
bidirectional pads was dependent on the mode of the SPA.
The bidirectional pads acted as inputs when the injection
mode was selected, and they acted as outputs in the extract
and transparent modes. Again, because of the limited number
of electrical bond pads, a 9-bit serially loaded configuration
register within the SPA chip was used to set-up the state of
each smart pixel, where it required only three bond pads to load
the register. This register contained static information such as
the 4-bit address of the chip, the four bits needed to configure
the bit inversion multiplexers, and the bit to control the mode
of the SPA (i.e., injectjextract bit).

VI. TESTING
OF THE

SMART

PIXEL ARRAY

The testing procedure was primarily concerned with the
logical operation of the SPA. Specifically, the inject, extract,
and transparent modes were verified and the configuration
of the SPA was tested by loading different patterns into
the SPA register. The SPA chip was mounted on a custom
printed circuit board (PCB) called a daughter board, which
supported the SPA chip and a connector. This was done to
mechanically isolate the optics and optomechanics from the
processor electronics on large 6U PCB's, and thus aid with the
stability and alignment of the system [16]. The daughter board
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was connected to the processor board via a single high-speed
ribbon connector.
Two sets of circuitry were required to operate the SPA,
a method for loading the serial register of the SPA and the
buffering of the electrical input and output from the bidirectional pads. A finite state machine and parallel-loadherial-out
register was built to load the SPA register. The bidirectional
electrical U 0 were demultiplexed using a set of enabled tristate buffers. The buffers were used to split the bidirectional
pads into a set of four input lines and a set of four output lines
where the buffers were enabled using the same bit as in the
SPA to control injecdextract mode.
The chip was tested using a two-board interconnect using
bulk optics and a baseplate. The design of the test-setup was
an altered version of a previous demonstration system built,
and thus its characteristics and alignability were well known
[17]. The optical test rig delivered the eight read-out beams
required by the 2 x 2 SPA with an estimated spot size of 18 pm
at a wavelength of 850 nm. In Fig. 10, three of the four smart
pixels are shown to be operating with a 1-Mb/s 16-bit pattern;
the third smart pixel was not operating because of a slight
clipping of its beams (which happen to lie the furthest from
the optical axis). Fig. 11 shows a 20-Mb/s square wave pattern
which was achieved on a single smart pixel. Although this bit
rate was rather low, the speed was limited primarily by the
off-chip CMOS pad drivers and it is hoped that future pad
driver designs will increase the bit rate. Assuming a 32 x 32
SPA, with only 32 electrical inputs and 32 electrical outputs,
an aggregate bit rate electrically on and off chip of 3.2 Gb/s
could be achieved with a 100-Mb/s bit rate per smart pixel.
The total optical aggregate bit rate of this SPA (the entire
32 x 32 array) would be 204.8 Gb/s assuming the lOO-Mb/s
bit rate per electrical UO.
The transparent mode was also optically tested. This was a
qualitative measurement and could only provide a functional
test of the transparent operation of the smart pixel. The bit rates
of this mode of operation (optical-in/optical-out) have already
been obtained by other researchers who have demonstrated
very large data rates [ 181.

VII. DISCUSSION
The smart pixel array described was used as a first iteration
of the optoelectronics in the implementation of a Four-stage
intelligent optical backplane. This chip was designed to be
simple and provide an easy method for the assembly and
testing of the optical relay. It provided a large amount of
flexibility in the design of the optical relay by allowing
for optical bit inversions and optical bit permutations. The
complexity of smart pixel arrays will increase in ‘the future
and will be capable of handling data synchronization, advanced
packet routing, and backplane reconfigurability. Systems will
eventually include large numbers of smart pixels, with arrays
as large as 32 x 32 targeted. With these larger systems,
significantly more electronic design will be necessary. As
described by the general HyperPlune architecture, the smart
pixel array will be required to act as an interface with the
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optical relay where enormous quantities of digital data can be
moving at very high speeds.
VIII. CONCLUSION
A smart pixel array containing a single 4-bit-wide optical
channel was designed and tested. The SPA was tested both
optically and eleclrically and performed as expected. There
were three modes of the SPA: the inject, the extract and the
transparent mode. The inject mode allowed electrical data to
be placed onto the backplane, and the extract and transparent
modes allowed data to be pulled off the chip and retransmitted
to adjacent chips in the backplane, respectively. The extraction
mode showed a maximum bit rate on and off the chip of 20
Mb/s which was limited primarily by the CMOS output bond
pad drivers used.
By demonstrating the three modes of operation of the chip,
the basic principles of the Hyperplane architecture could be
tested. By demonslrating the address recognition of the SPA, a
degree of confidence was achieved such that a more aggressive
implementation of the chip could be undertaken. The chip also
provided a flexible means in which to exercise the optical relay
and demonstrate a multiboard optical backplane.
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